
CHAPTER 6 CLOCK GENERATION FUNCTION
User’s Manual U15905EJ2V1UD
203
6.2
Configuration
Figure 6-1. Clock Generator
FRC bit
MFRC bit
CK3 to CK0 bits
STOP mode
Subclock
oscillator
Port CM
WDT clock
control
Prescaler 1
Prescaler 2
IDLE
control
IDLE
control
HALT
control
HALT mode
CPU clock
A/D converter
RTC clock
Peripheral clock
WDT clock
Internal system
clock
Prescaler 3
Main clock
oscillator
Main clock
oscillator
stop control
XT1
XT2
CLKOUT
X1
X2
IDLE
Selector
fXX/32
fXX/16
fXX/8
fXX/4
fXX/2
fXX
fCPU
fCLK
fXT
fXX to fXX/512
fX/26 to fX/29
fXT
fX
fXX
fXW
Remark
fX:
Main clock oscillation frequency
fXX:
Main clock frequency
fXT:
Subclock frequency
fCPU: CPU clock frequency
fCLK: Internal system clock frequency
fXW:
Watchdog timer clock frequency